MODULE 4
1.
|
Difference
between microprocessor and microcontroller
|
4 Marks
|
2.
|
What do you mean
by RISC architecture?
|
4 Marks
|
3.
|
Explain the
important design rules of RISC philosophy
|
4 Marks
|
4.
|
Which are the
different features of ARM instruction set that make it suitable for embedded applications.
|
4 Marks
|
5.
|
With a neat
diagram explain the different hardware components of an Embedded device based
on ARM core.
|
6 Marks
|
6.
|
Explain the AMBA
bus protocol.
|
4 Marks
|
7.
|
Give a detailed
account of different types of memories that can be used in embedded systems
based on the hierarchy, width and speed.
|
4 Marks
|
8.
|
What are memory
controllers and interrupt controllers?
|
4 Marks
|
9.
|
With a neat
diagram explain the different software components of an embedded system.
|
4 Marks
|
10.
|
Give different
applications of ARM processors.
|
4 Marks
|
11.
|
Give the
significance of initialization code in embedded system software.
|
4 Marks
|
12.
|
Explain ARM
processor with neat diagram.
|
8 Marks
|
13.
|
With a neat
diagram explain the different general purpose registers of ARM processors.
|
4 Marks
|
14.
|
Explain current
program status register with neat diagram. List down the various processor
modes.
|
6 Marks
|
15.
|
Explain banked
registers with neat diagram.
|
4 Marks
|
16.
|
Which are the
different conditional flags of ARM processor?
|
4 Marks
|
17.
|
List down the differences
between ARM and Thumb Instructions
|
4 Marks
|
18.
|
Explain ARM 7
pipeline.
|
6 Marks
|
19.
|
What are
interrupts or exceptions? How are they handled in ARM processors?
|
4 Marks
|
20.
|
What are the
different techniques of core extensions?
|
4 Marks
|
21.
|
The CPSR is given
as:
CPSR =
NzcvIFT_SVC
Draw the format
and give the value for the various fields
|
4 Marks
|
22.
|
Differentiate
between RISC and CISC PROCESSOR
|
6 Marks
|
23.
|
Explain
ARM core data flow with neat diagram
|
6 Marks
|
24.
|
Discuss
briefly how coprocessor can be attached to ARM processor
|
4 Marks
|
25.
|
Explain
the architecture of typical embedded device based on ARM core with neat
diagram
|
8 Marks
|
26.
|
Explain
concept of pipeline and interrupts in ARM processors
|
8 Marks
|
27.
|
Determine the
value of CPSR.Explain the various fields.
|
|
MODULE
5
1
|
Which are the
different data processing instructions of ARM processor?
|
8 Marks
|
2
|
What is a barrel
shifter? Which are the different barrel shifter operations?
|
8 Marks
|
3
|
Tabulate barrel
shift operation syntax for data processing instructions.
|
8 Marks
|
4
|
Illustrate with
a net diagram Logical shift left operation.
|
8 Marks
|
5
|
Explain in
detail Arithmetic instructions. How Barrel shifter is used with Arithmetic
instructions.
|
8 Marks
|
6
|
Along with
suitable examples describe various logical and comparison instructions.
|
8 Marks
|
7
|
With example
illustrate how following instructions work
i) MLA
ii) MUL
iii) SMLAL
iv) SMULL
v) UMLAL
vi) UMULL
|
8 Marks
|
8
|
Explain the
different addressing modes of LDR instruction.
|
8 Marks
|
9
|
Explain the different
addressing modes of STRH instruction.
|
8 Marks
|
10
|
Explain the addressing
mode for load-store multiple instructions
|
8 Marks
|
11
|
Explain the
addressing mode for stack operations.
|
8 Marks
|
12
|
Explain LDMIA
and LDMIB with suitable example and diagrams
|
8 Marks
|
13
|
Explain SWAP
instruction with suitable examples.
|
4 Marks
|
14
|
List and explain
different software interrupt instructions and program status register
instructions along with their syntax.
|
8 Marks
|
15
|
Which are the
different coprocessor instructions?
|
4 Marks
|
16
|
Explain how a
32-bit constant can be loaded in a register.
|
4 Marks
|
17
|
Determine the register values after execution of the instruction
1) PRE r5 =
5
r7 = 8
MOV r7, r5, LSL #2
2) PRE cpsr
= nzcvqiFt_USER
r0 = 0x00000000
r1 = 0x80000004
MOVS r0, r1, LSL #1
3) PRE r0
= 0x00000000
r1 = 0x00000002
r2 = 0x00000001
SUB r0, r1, r2
4) PRE r0 =
0x00000000
r1 = 0x00000077
RSB r0, r1, #0
5) PRE cpsr
= nzcvqiFt_USER
r1 = 0x00000001
SUBS r1, r1, #1
6) PRE r0
= 0x00000000
r1 = 0x00000005
ADD r0, r1, r1, LSL #1
|
8 Marks
|
18
|
Determine the register values after execution of the instruction.
1)PRE r0 =
0x00000000
r1 = 0x00000002
r2 = 0x00000002
MUL r0, r1, r2
2) PRE r0
= 0x00000000
r1 = 0x00000000
r2 = 0xf0000002
r3 = 0x00000002
UMULL r0, r1, r2, r3
|
4 Marks
|
19
|
Write the result
after executing the below instructions:
PRE r0 =
0x00000000
r1 = 0x00090000
mem32[0x00009000] = 0x01010101
mem32[0x00009004] =
0x02020202
1) LDR r0, [r1,
#4]!
2) LDR r0, [r1,
#4]
3) LDR r0, [r1],
#4
|
8 Marks
|
20
|
Write the result after executing the below instructions with suitable
diagrams:
PRE mem32[0x80018]
= 0x03
mem32[0x80014] = 0x02
mem32[0x80010] = 0x01
r0 = 0x00080010
r1 = 0x00000000
r2 = 0x00000000
r3 = 0x00000000
1) LDMIA r0!, {r1-r3}
2) LDMIB r0!, {r1-r3}
|
8 Marks
|
21
|
Write the result after executing the below instructions:
PRE r0 =
0x00009000
r1 = 0x00000009
r2 = 0x00000008
r3 = 0x00000007
STMIB r0!, {r1-r3}
|
4 Marks
|
22
|
Draw the stack and determine the
values after executing the below instruction;
PRE r1 =
0x00000002
r4 = 0x00000003
sp = 0x00080014
STMFD sp!, {r1,r4}
STMED sp!, {r1,r4}
|
4 Marks
|
23
|
Write the
suitable ARM code to modify the I bit of CPSR.
PRE cpsr = nzcvqIFt_SVC
|
4 Marks
|
24
|
Rewrite the
below c code using conditional ARM instructions.
while (a!=b)
{
if (a>b) a -=
b; else b -= a;
}
|
4 Marks
|
25
|
Explain
following instruction of ARM with example
i)MLA
ii)QADD
iii)SMULL
iv)LSL
|
8 Marks
|
26
|
Write ALP to
copy block of data to another block using ARM instruction
|
8 Marks
|
27
|
Write ALP using
ARM instruction that calls subroutine fact to find factorial of given number
|
8 Marks
|
28
|
Write short note
on memory access and branch instruction of ARM controller
|
8 Marks
|
Post a Comment